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Abstract. Hardware implementation of artificial neural networks has been attracting great attention recently. In 
this work, the analog VLSI implementation of artificial neural networks by using only transconductors is presented. 
The signal flow graph approach is used in synthesis. The neural flow graph is defined. Synthesis of various neural 
network configurations by means of neural flow graph is described. The approach presented in this work is technology 
independent. This approach can be applied to new neural network topologies to be proposed or used with transcon- 
ductors designed in future technologies. 
1. Introduction 
Recently, there has been a great motivation among the 
researchers from a wide variety of fields to implement 
neural computers in various forms: optical [1], digital 
[2] and analog integrated circuits [3]. These activities 
are stimulated obviously by the attractive prospects of 
the neural networks in overcoming the inadequacies of 
traditional digital computers on sophisticated tasks in- 
volving intelligent actions such as pattern matching, 
perception, recognition, and image processing applica- 
tions. In addition to these capabilities, the artificial 
neural networks are healthy, fault-tolerant, and need no 
programming. 
Many applications of neural computers need on-site 
real-time operation [4]-[6]. This requires implemen- 
tation by fast, small hardware. One of the most ap- 
propriate choices is the analog integrated form. By 
means of the advances in integrated circuit technology, 
the analog integrated circuit implementation of artificial 
neural networks seems to be feasible nowadays [7], [3]. 
Furthermore, the excellent properties of integrated cir- 
cuits, such as good matching of like components, make 
this approach even more advantageous. An extensive 
work has been recently presented regarding the analog 
implementation of neural networks [7], [3], [8], [5], 
[91-[171. 
This work proposes the realization of artificial neural 
networks using only transconductors. Transconductors 
can be chosen as basic building blocks for analog in- 
tegrated circuits. They are simple and readily available 
in various technologies [18]-[21]. They can be simpler 
than op amp because the transconductor is a subcir- 
cuit in an op amp. 
One of the major advantages of the approach 
presented in this work is that it is technology-indepen- 
dent. Therefore, the transconductance elements to be 
proposed in any future technology can be used by this 
approach. Another advantage is that the design of any 
artificial neural network is reduced to the design of a 
simple transconductor. The simpler the transconduc- 
tor used the simpler the overall neural computer to be 
obtained. The transconductors may be chosen tunable 
or fixed. Tunable transconductance elements makes the 
neural computer more flexible and versatile. If the 
transconductors are chosen fixed, the parameter assign- 
ment may be achieved by a computer simulation. 
In Section 2, the transconductor is reviewed. The 
use of transconductor as building block in artificial 
neural networks is presented in Section 3. Section 4 
discusses the implementation of various neural network 
configurations. The CMOS implementation and its 
SPICE3d2 simulation results of a Hopfield-type net- 
work realization of a 4-bit analog-to-digital converter 
are presented in Section 5. 
2. The Transconductor 
The circuit-theoretical model of a transconductor is a 
voltage controlled current source with a possible out- 
put conductance and input capacitance as shown in 
figure 1. It can be easily verified that a transconductor 
with the negative transconductance (or the output cur- 
rent inverted) can be implemented by the triple trans- 
conductors shown in figure 2b. 
Several transconductor elements have been pro- 
posed for various technologies [181-[21]. Beyond these 
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Fig. 2. (a) Positive and (b) negative transconductors. 
transconductors, a CMOS logic inverter and an opera- 
tional transconductance amplifier [22] may be used as 
transconductance elements. Obviously, the performance 
and properties of these alternatives, such as offset cur- 
rent, linearity, power consumption, and number of 
transistors, affect the choice of transconductors. 
The parasitic components can be thought as draw- 
backs at first sight. However, the parasitic capacitance 
constitutes the dynamical nature of the neural network 
to be implemented, and the output conductance and off- 
set current can be easily absorbed by an appropriate 
arrangement as discussed in Section 3. 
As an example the transconductance element pro- 
posed by Park and Schaumann [19] is shown in figure 
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kn,p ~ ! [/ZeffCo x W]n,p (3) 
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where V~'s are the threshold voltages of correspond- 
ing transistors and k. ,  kp, I~n,eff, #p,af, Cox, W, and L 
have their usual meanings. This transconductor is quite 
linear, tunable in a wide range, and the output offset 
current can be zeroed. It can be easily shown that all 
transistors are on as long as 
VGI -- Vi >- VT1 + I VT21 (4) 
v,. - vo4 z v~  + I v = l  (5) 
And M1 and M4 are always in saturation as long as 
they are on, and M2 is in saturation if and only if 
Vo <- v~ + I VT21 (6) 
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and M3 is in saturation if and only if 
Vo >- V i -  VT3 (7) 
where Vo is the output voltage. When it is loaded by 
another identical transconductor whose input and out- 
put are connected, the input-output characteristic 
becomes as shown in figure 4. The transfer character- 
istic of this unity-gain voltage buffer is obtained by a 
SPICE simulation with realistic MOS transistors and 
MOS models and with the transconductor shown in 
figure 3. 
3. Artificial Neuron by Transconductors 
An artificial neuron can be considered as multiple-input 
single-output signal processing element as shown in 
vi v~ 
0 0 
m l  m o  
(a) 
2 .0  
figure 5 [23]. The input signal is provided either from 
the input of the entire network or from the output of 
another neuron. The function of a single neuron with 
n inputs can be expressed as where y is the output 
signal, xi is the ith input signal, wi is the ith synapse 
weight, and 0 is the threshold and can be considered 
the weight of a synapse connecting a constant input with 
a value of -1,  as shown also in figure 5, and f( . )  is 
a monotone function, which may be sigmoidal or step 
type [23] or linear in transition region [15]. 
The dynamical behavior of a neuron can be de- 
scribed as 
ldu 2 
- - - -  = - - U  q -  W i X  i - -  0 
r dt i=1 
(9) 
y = f ( u )  (10) 
where u is the state variable and z is the time constant. 
It should be obvious that the steady-state solution of 
equation (9), if it exists, yields equation 8. 
The operation performed by a neuron, as described 
above, can be approximately realized by a number of 
transconductance elements as shown in figure 6. If the 
nonlinearity is a step or sigmoid function, then Vyh is 
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Fig. 5. Funct ional  d iagram of  a single artificial  neuron.  
linear transition region, then Vy is taken as the output 
as shown in the figure. 
By writing the node equation for the node at the out- 
put of input transconductors, one can easily show that 
C dv  u gp 1 gn 2 gp 3 
- V u - - - V x a  - - - v x 2  - - - V x 3 ( l l )  
G d t  G G G 
gn4 go 
- -  - - V x 4  - -  - - V  0 
G G 
o r  
where 
Vo = Vyh = L h ( - V u )  (12) 
Vo = Vy = fv(-Vu) (13) 
4 
o = gl + goo + got + goi 
i=1 
(14) 
where gok is the output conductance of the kth input 
transconductor, gol and goo are the output conduc- 
tances of the load transconductor gl and the threshold 
transconductor go, and C is the stray capacitance and 
determines the time constant of a single neuron. Note 
that the output conductances are absorbed by the quan- 
tity G, and the deviation in the weight values can be 
easily compensated by varying gt The function fvh (') 
is the input-output voltage characteristic of a trans- 
conductor loaded with its natural output conductance, 
and the function fv( ')  is the transfer characteristic 
shown in figure 4. The limiting voltages can be adjusted 
by Vol and VG4 according to the inequalities (4) and 
(5). The resemblance between equation (11) and equa- 
tion (9) is obvious. The synaptic weights of the trans- 
conductor neuron are the transconductor ratios. It can 
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Fig. 6. Synthesis of  a single neuron  by t ransconductors .  
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be easily proved that the limiting range of the buffer 
can be set by the controlling voltages VG1 and VG4 for 
a given set of Vr/'s according to the inequalities given 
in equations (4) and (5) as well. 
In this paper, a new kind of signal flow graph is de- 
fined, called a neural flow graph (NFG), in order to 
facilitate the graph representation of the equations, 
models, and synthesis of the neural circuits. The neural 
flow graph is defined similarly to the signal flow graph 
except that the output node is depicted as a box to repre- 
sent the nonlinearity. The NFG of a neuron is shown 
in figure 7. 
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4. Synthesis of Artificial Neural Nets 
The synthesis of some of the most prominent neural 
networks proposed is discussed. The signal flow graph 
approach is employed to achieve this task. 
4.1. A Single-Layer Perceptron 
For instance, consider the single-layer perceptron of 
Minsky et al. with three inputs and three outputs and 
given with the neural flow graph shown in figure 8. 
By substituting the transconductance realization of a 
single neuron in figure 8, one can easily obtain the 
perceptron realized by transconductors as shown in 
figure 9. 
o 
Fig. 9, Transconductor realization of the perceptron in figure 8. 
4.2. Hopfield Network 
The Hopfield network [24] can be redrawn in a general 
form [25], [26] with the neural flow graph shown in 
figure 10. The transconductor realization of this net- 
work is shown in figure 11. 
344 Tan 
" ' I  
/ 
] [ 
Fig. 10. Neural flow graph of Hopfield network. 
4.3. Cellular Neural Network 
A cellular neural network (CCN) cell can be described 
by the following equations: 
C dvxij(t) 1 
_ _  = --  _ _  Vxi j 
dt R x 
+ Z A(i, j; k, l)vykl(t ) 
C(k,l)ENr(i,j) 
+ ~a B(i, j; k, 1)Vukt + I (15) 
C(k,l)~Nr(i,j) 
Vyij(t ) ----_ _1 (1 Vxij(t ) -k 11 -- [Vxij(t) -- 1 [) (16) 
2 
where vxij(t), v~j(t), and Vukl are the state variable and 
output variable of cell C(i, j) ,  and the kith input voltage 
to the network, respective; N,(i, j )  is the r-neighbor- 
hood of cell C(i , j ) ;  A ( i , j ;  k, l) and B(i , j ;  k, I) are 
the synaptic weights from the output of the kith cell 
output and from the klth input voltage to the ijth cell; 
and I is the bias current (i.e., threshold) to the described 
neural cell. 
Note that equations (15) and (16) are in the same form 
as equation (9). The neural graph of the CNN [15] can 
be drawn as in figure 12. The self-loops of the cells 
are not depicted, and two opposite direction branches 
are summarized in one, as shown in figure 13. 
Again, using the neural flow graph of a transconduc- 
tor neuron, one can easily synthesize the transconductor 
realization of a cellular neural network as shown in fig- 
ure 14. Note that the output voltage buffer shown in fig- 
ure 6 is omitted here because all the cells are identical; 
therefore the limiting ranges are identical for all cells. 
This exclusion of the buffer corresponds to the voltage 
scaling of all signal or the impedance of all weights. 
4.4. Partial Differential Equation Solving Linear Neural 
Network 
A linear partial differential equation can be approx- 
imated by a linear differential difference equation. For 
instance, consider 
aZu(x, y, t) + 02u(x, y, t) _ 1 du(x, y, t) (17) 
Ox 2 Oy 2 ~ dt 
The left side of equation (18) can be approximated by 
1 [Ui j_ l ( t  ) + Ui j+l ( t )  + U i _ l j ( t )  + Ui+lj(t)] - uij 
4 
for all i, j (18) 
where uij(t) is the ijth function approximating u(x, y, 
t) at (ihx, ihy, t) and h x and hy a r e  the space intervals 
in the x and y directions. Consequently, equation (17) 
is approximated by 
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Fig. 11. Transconductor realization of the Hopfield network. 
1_ duq(t) 1 
= = [u0_~(t) + ui;+~(t) + ui_~;(t) 
K dt  4 
+ ui+~j(t)] - uij (t9) 
Equation (19) is a special case of the state equation given 
in equation (9) such that the outputs are linear func- 
tions of the corresponding state variables, and there- 
fore can be implemented by neural networks except for 
the nonlinearity. It is impossible to get rid of the 
nonlinearity of transconductors, although the linearity 
range can be kept wide by using a wider rail-to-rail 
power supply voltage. Therefore, similar to the 
approach for the previously discussed networks, the 
neural network for solving a partial differential equa- 
tion is of the same form as in figure 14. 
5. Example: Hopfield Net as a 4-Bit A/D Converter 
A 4-bit analog-to-digital converter numerically approx- 
imates the number represented by the digital V i 
variables to the input voltage x as 
13 1 x = Va ~ ]  V/2(/_1) _ 15 
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where V A is the quantization increment and V m is the 
voltage amplitude of digital V/ variables; i.e., V/ 
assumes - V m for logic 0 and + V m for logic 1. 
Obviously, the A/D conversion problem is equivalent 
to the minimization of the energy or cost function 
= - X -- - -  Z Vi 2(i-1) - VA __15 2 
2 I'm i=o 2 
3 
-- ! VA Z 2(2i-2) (Vi - Vm)(Yi + Vm) (21) 
2 V2m i=o 
The first term of equation (21) realizes the approxima- 
tion expressed in equation (20). The second term makes 
the diagonal synaptic weights T/i's zero and forces the 
solution to the corners of the hypercube defined by the 
digital V i variables. Equating the energy function in 
equation (21) to the energy function of a 4 x 4 Hop- 
field network as prsented in [26], 
3 3 3 3 
E = ! Z Z TijViVj -- Z ligi + Z SiVi (22) 
2 i=0 j=Oir i=0 i 
yields 
v .  T/j = - "ax2i+j-2, 
Vm 
2 
U i = O ,  i = 0  . . . .  , 3  
i = 0  . . . .  ,3  j = 0 ,  . . . , 3  
(23) 
i = 0 ,  .. , 3  
(24) 
(25) 
where Tij is the synaptic weight from the ith neuron 
output to the j th neuron input, 11/is the output variable 
of the ith neuron, I is the input bias, and Ui is the 
threshold voltage for the ith neuron. 
CMOS transconductors of the type shown in figure 
3 [19] are used for this implementation. In order to 
minimize the area consumption, the unit transconduc- 
tance is designed with PMOS transistors where W = 
7.5 /,m, L = 5 /zm and NMOS transistors where W 
= 5/zm, L = 7.5/,m, which yields the transconduc- 
tance gm = 27.29 tzmhos with V~l = - VG4 = +4.5 
V, VDD = - V s s  = +5 V. The load transconductors 
are chosen appropriately such that the area consump- 
tion is optimized. The relative values of the transcon- 
ductors to the unit transconductances are given in figure 
15. Note that the ratio of the synaptic transconductors 
to the load transconductors are chosen according to 
equations (23), (24), and (25). The effect of the out- 
put conductances have been neglected. The output 
nonlinearity of the neurons is implemented by simple 
CMOS switch pair as shown in figure 16. According- 
ly, V m = 10 mV. Because the input voltage range is 
chosen as 0 to 150 mV, VA is chosen to be 10 inV. 
The SPICE3 simulations of the network for a 
triangular input and a sine inut are shown in figures 
17 and 18, respectively. The output of the A/D converter 
is converted by an ideal D/A converter for comparison. 
The results of the separate implementations using 
CMOS transconductors and ideal transconductors are 
shown together. The nonideality of the converter char- 
acteristics comes from the known nature of the Hop- 
field network as having been pointed out in [26] and 
can be corrected by the hardware annealing technique 
proposed by Lee and Sheu [27]. 
6. Conclusion 
Transconductor realizations of the most prominent 
neural networks were discussed. It was shown that 
neural networks can be synthesized by using only trans- 
conductors. This approach facilitates fast design and 
layout of integrated electronic neural computers. The 
design of an analog neural computer is then largely 
reduced to the design of a generic transconductor. The 
approach applies to any integrated circuit technology. 
A brief review of integrated neural network topologies 
was given. In conclusion, basically three types of inte- 
grated circuit neuronlike elements are needed: a step- 
type (i.e., for the outputs of the perceptron and the Hop- 
field network), graded with a linear transition region 
for the cellular neural networks, and completely linear 
for neural networks that solve partial differential equa- 
tions for vision and for computing motion. All these 
properties are possessed by transconductors. The only 
difference between these cases lies in the type of non- 
linearity, the value, and the linear transition range of 
the buffering transconductors. For both negative and 
positive synaptic weights, positive and negative trans- 
conductances are available. The number of transcon- 
ductors can be minimized by appropriately choosing 
the sign of the transconductor acting as a load resistor. 
Also, in technologies where simple operational trans- 
conductance amplifiers are available, the transconduc- 
tors can he replaced by OTAs and the appropriate in- 
put of the OTA (i.e., inverting or noninverting) is used 
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Fig. 15. Example: Hopfield network as a 4-bit analog-to-digital converter. 
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Fig. 17. A/D converter characteristic for a triangular wave input. 
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Fig. 18. AID converter characteristic for a sine wave input. 
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